library verilog;
use verilog.vl_types.all;
entity branch_bench is
end branch_bench;
